Design of Low-Offset Voltage Dynamic Latched Comparator
نویسندگان
چکیده
منابع مشابه
Low-voltage Power-efficient Dynamic Latched Comparator
A new dynamic comparator is presented using modified gain stage followed by latch stage for high speed analog-to-digital converter. The gain stage of proposed comparator is a modified class AB pre-amplifier which makes it suitable for high speed of operation with small delay time and low power. The circuit is simulated in 180 nm process technology using tool Cadence Virtuoso with a supply volta...
متن کاملAnalysis & Design of low Power Dynamic Latched Double-Tail Comparator
The need for low power, high speed Analog-To-Digital converters is pushing towards the use of dynamic comparator to maximize speed &power efficiency. In this paper, we designed a Dynamic Latched Double-Tail Comparator which is used in implementation of many ADC’s. An analysis on the delay of the comparator will presented. Simulation results in 0.18um CMOS technology confirm the analysis results...
متن کاملA novel low - power , low - offset , and high - speed CMOS dynamic latched comparator
A novel dynamic latched comparator with offset voltage compensation is presented. The proposed comparator uses one phase clock signal for its operation and can drive a larger capacitive load with complementary version of the regenerative output latch stage. As it provides a larger voltage gain up to 22 V/V to the regenerative latch, the inputreferred offset voltage of the latch is reduced and m...
متن کاملA low offset dynamic comparator with morphing amplifier
Dynamic comparators are popular structures used in analog circuits such as RFID tags, ADC, memory modules, etc. Compared with traditional open-loop amplifiers that can be used as a comparator, well-designed dynamic comparators are usually faster and more powerefficient, but dynamic CMPs also have some problems. Device mismatch-induced offset voltages is a major challenge when designing dynamic ...
متن کاملA High-Speed and Low-Offset Dynamic Latch Comparator
Circuit intricacy, speed, low-offset voltage, and resolution are essential factors for high-speed applications like analog-to-digital converters (ADCs). The comparator circuit with preamplifier increases the power dissipation, as it requires higher amount of currents than the latch circuitry. In this research, a novel topology of dynamic latch comparator is illustrated, which is able to provide...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Engineering
سال: 2012
ISSN: 2278-8719,2250-3021
DOI: 10.9790/3021-0204585590